Recharged Comparator and Multiple-Valued N-ary Frequency Divider

نویسندگان

  • René Jensen
  • Henning Gundersen
  • Johannes G. Lomsdalen
  • Yngvar Berg
چکیده

This paper will present work on a recharged comparator using Semi Floating-Gate (SFG) MOS devices. The output voltage of a basic SFG MOS Comparator circuit is normally interleaved with a recharge voltage. This prohibit control of passgates, which requires binary control signals. An output buffer is introduced to allow the control of pass-gates and multiplexers (MUXs) beyond a single recharge clock period. The recharged comparator is utilized as reset logic in a recharged multiplevalued (MV) n-ary frequency divider (FDIV). The MV FDIV reduces the number of transistors required for a configurable frequency division of modulus between two and eight. This makes it applicable as bit-counter and symbol clock generator in recharged configurable serial D/A converters. Simulation data is obtained using AMS 0.35μm process parameters c35b4.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fuzzy n-Ary Groups as a Generalization of Rosenfeld's Fuzzy Groups

The notion of an n-ary group is a natural generalization of the notion of a group and has many applications in different branches. In this paper, the notion of (normal) fuzzy n-ary subgroup of an n-ary group is introduced and some related properties are investigated. Characterizations of fuzzy n-ary subgroups are given.

متن کامل

Speedup of Frequency Switching Time in PLL Frequency Synthesizers Using a Target Frequency Detector

In this paper, we propose a speedup method of frequency switching time in the phase locked loop (PLL) frequency synthesizer using the target frequency detector (TFD). The TFD detects the time Ta for any channels where the output of the PLL frequency synthesizer reaches the target frequency for the first time. At Ta, the programmable divider, the reference divider and the phase comparator are re...

متن کامل

Multiple Modulus Fractional-N Frequency Divider Using N+1/2 Division

Introduction: Fractional-N frequency dividers allow PLL Synthesizers to have frequency resolutions finer than the reference frequency. However, there are two disadvantages in a fractional-N divider, namely, fractional spurs generation and frequency range limitation. A fractional-N divider generates fractional spurs due to the fixed pattern of the dual-modulus divider [1]. The frequency range of...

متن کامل

Counting the Maximal Partial Clones on a Finite Set

In many-valued logic finite basic sets are considered. We only have to consider the set Ek := {0, 1, . . . , k−1} with k ≥ 3 being fixed in the rest of this paper. The set Pk := {f (n) | f (n) : E k → Ek, n ≥ 1} is the set of all total functions on Ek. Let D ⊆ E k , n ≥ 1 and f (n) : D → Ek. Then f is called an n-ary partial function on Ek with domain D. We also write dom(f) = D. Let P̃ (n) k be...

متن کامل

A 1-v Mosfet-only Fully-differential Dynamic Comparator for Use in Low-voltage Pipelined A/d Converters

Low-voltage low-power comparators implemented in standard digital processes are of increasing importance in different integrated applications. In this paper a 1-V fully-differential lowpower MOSFET-only comparator with rail-to-rail input swing is presented which can be suitably used in very low-voltage lowpower pipelined A/D converters. This comparator utilizes a resistive divider configuration...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006